The design considerations of CMOS bandgap voltage references focusing on low-voltage and low-temperaturecoefficient methodologies are discussed in this paper. Some recently reported circuits of bandgap voltage references are included and analyzed. Moreover, a CMOS voltage reference is also addressed.
Introduction
Voltage reference is a pivotal building block in mixedsignal and radio-frequency systems. For example, a generic mixed-signal system, as shown in Fig. 1 , has more than one voltage reference due to different voltage reference requirements and also to avoid crosstalk through a single reference circuit. In such a system, a voltage reference is needed for the power-management block, which includes many on-chip DC-DC power converters to provide regulated power. Some other voltage references are utilized in ADCs and DACs, which need high-accuracy reference voltages to provide high-resolution high-speed data conversions even in low supply-voltage conditions. T I Undoubtedly, reference-voltage accuracy determines the maximum achievable performance of all IC systems. There are many types state-of-the-art design [ 11. Bandgap voltage reference, which was firstly proposed by Widlar [2] and was further developed by Kuijk [3] and Brokaw [4] , is the one commonly used in many advanced designs and commercial products since it can provide a predictable reference voltage. Moreover, it is also possible for low voltage and low temperature dependence.
The working principle of a bandgap voltage reference can be illustrated by Fig. 2 . Since VBE decreases approximately linear with temperature while Vr increases linearly with temperature, a low-temperature-dependence VMF can be obtained by scaling up V, and summing it with VBE. The above-mentioned concept can be implemented as shown in Fig. 3 [5] by using parasitic vertical BJTs. Current mirrors formed by M1, M2 and M3 enforce branch currents equal to a proportional-to-absolutetemperature (PTAT) I, which is generated by Q1, 4 2 and RI when V, = V, is enforced by a voltage-clamping circuit composed of M4 and M5. Thus, V , F is given by
(1) The achieved VMF is around 1.205V, which is the value of energy bandgap of silicon. A VMF with low temperature coefficient (tempco) can be easily obtained by optimizing temperature-independent circuit parameters R21RI and N. 
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error. However, there are many sources of error in the voltage reference such as error current from the current mirrors, error voltage from the clamping circuit, as well as device mismatches of 41-42 and R I -R~. Undoubtedly, there are many well-developed circuits and layout techniques to minimize the errors. However, low supply voltages limit the available methodologies and cause severe design problems.
Moreover, typical bandgap references have non-zero tempco of typically around 25-50ppmPC [l] . This is, no doubt, an error of VmF. This error is not significant in the past 5-V and 10-V systems, but is a fatal error in current 1.8-V or even future sub-1-V systems. Solutions have been proposed but are less useful in low-voltage conditions.
In regards to the above-mentioned low-voltage design trends and problems, many novel structures of bandgap reference have been proposed and well-proven by experimental results. Thereby, in this paper, the designs of low-voltage and low-tempco bandgap voltage reference are reviewed and studied. Discussions will not only be on the circuit structures, but some design considerations and design problems due to technology limitations will also be discussed as well. Lastly, a CMOS voltage reference is introduced.
I. Design Challenges and Considerations
The design of voltage reference mainly improves accuracy and rejects errors. Thus, the errors in every part should be minimized by circuit and layout techniques. With reference to Fig. 3 , considerations should be focused on BJT-ratio and resistor-ratio matching, current mirror, as well as voltage clamping. These considerations are discussed below.
A. Laser trimming can be used to optimize the performance of bandgap voltage references, but it is a costly procedure. As a result, layouts on both BJTs and resistors should be well planned and designed so that consistent performance can be maintained with minimum need of trimming in mass productions. Better matching can be achieved by a common-centroid layout In the figure, N = 8 is chosen and all BJTs are placed closely. N, in fact, can be 24, 48 or even 80 as these integers can be used to obtain common-centroid structures. However, a large value of N is not preferred as the separation of devices increases, and this will introduce more errors. Moreover, as shown in (l) , there is no significant increase on the ln(w fimction when N increases.
For the resistor layout, common-centroid layout should be also used to obtain better matching. Fig. 4(b) shows two resistors with equal values in two layout arrangements. The resistor layout should be arranged in a square-like structure instead of a thin and long structure. Although the structure in Fig. 4(b) provides a very stable resistor ratio including the effect of contact resistances, each resistor must be sufficiently long such that the contact resistances are negligible and cause less influence. Moreover, polysilicon is a better material than diffision to implement resistors since the minimum separation is shorter and that provides a better matching.
The tempco of V& is also affected by the materials used to implement the resistors. It is known that the finite tempco of VREF is due to the non-linear behavior of VBE at different temperatures. Tsividis has found that the VBE can be expressed by [ 81 (2) where VGo is the extrapolated bandgap voltage of silicon at OK, T, is the reference temperature, 7 is a constant of less than 4 depending on doping level, and p is the order of temperature dependence of the collector current (i.e. IC = I c o n . The non-linear voltage is due to ZlnT term in (2).
In fact, the current I in Fig. 3 is not a pure PTAT current.
When a material with a low tempco is used, (7 -p) in (2) becomes smaller and this results in a smaller non-linear voltage. Therefore, polysilicon is a better material than diffusion since its tempco is low [6]. An even better material is high-resistive polysilicon (lightly-doped polysilicon), since it has a negative tempco [6]. YmFT plots of different tempcos of resistors. The tradeoff on low-tempco resistors is higher current level at high temperatures, and that implies more power consumption. 
B. Current Mirror and VoItage Cramping
The current mirror and voltage-clamping circuit formed by M1-M5 in Fig. 3 are not effective at different supply voltages. Although long channel lengths are always used to reduce the channel-modulation effect, there are still problems. When ID/ # ZDZ occurs due to vDs/ + VDSZ, VGs z VCS, causes an error in the PTAT loop to generate an errorcontained VMF. Cascode current mirror is a good choice for reducing error, but a higher supply voltage is needed and therefore it cannot be used in low-voltage design. One solution widely used recently is the error-amplifier-based current mirror. Fig. 6 shows a bandgap circuit using this method.
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method [7] . The estimation of the required A should be done at the lowest operational temperature such that VTln(N) is the smallest. A correct concept on the design of error amplifier is that A can be low in low-voltage design. When both V&FR and VoFFs are significant, errors at VMF cannot be reduced by using a high-gain error amplifier. Thus, the main consideration in error-amplifier design is simplicity rather than high voltage gain.
The design of the error-amplifier-based current mirror involves stability issues since there are more than one high impedance nodes at nodes A, B and C in Fig. 6 . Stability can be achieved by inserting a compensation capacitor. There are, in fact, three possibilities. One possibility is to add the capacitor between VDD and node C to achieve dominant-pole compensation. The required value is large, and supply noise will couple to the reference circuit easily.
Another method is to insert the capacitor between node C and ground. However, this method has a problem on line transient response. The change of VC cannot respond quickly at rapid changes of VDD. As a result, VMF cannot settle immediately. The best approach is to add the capacitor between nodes A and C to compensate by Miller effect with a small compensation capacitor.
C. Other Considerations on Parasitic Vertical BJTs C 1. Base resistance
The base resistance of parasitic vertical BJT is large [7] . Including its low current gain [7] , there will be a large voltage drop (VB) across the base resistance of the B f i . Therefore, the designed PTAT current cannot be too large. The design guideline is that V' B >> VB, which can be generally achieved by setting Z < 1mA.
C2. Low current gain
The design equation (1) assumes ZC = IE, which is not very valid since the current gain of the parasitic BJT is low (typically lower than 20). A circuit technique can be used to compensate the difference, as shown in Fig. 7 .
Ideally, the error amplifier has a high voltage gain A, and therefore, VA = VB can be achieved. When Rz = Rj, VDSI = VDs2 can be easily obtained to provide a very good current matching by M1 and M2. VmF can be generated by this structure without the need of an extra current branch. Both power consumption and errors can be reduced effectively.
In this design, the error amplifier should be simple. The error amplifier shown in Fig. 6 is an excellent choice since there are only two pairs of matched devices to consider on the random offset voltage (VOFFR). In additional to using long-channel-length devices, the bias current used should be the generated PTAT current. MA3 and MA4 should have the same transistor sizes as M1 and M2. By doing so, VDs of both MA3 and MA4 can match very well to reduce the systematic offset voltage (VoFFs) at different temperatures.
Using common sense, a very high-gain error amplifier is preferred. However, it is very difficult to design a simple and high-gain amplifier in a low supply voltage. In fact, the error from error amplifier introduced to bandgap core is due to VA + VB in practice. This error VERR is given by An extra transistor QlD, which has the same emitter area as Q1, is added. According to figure, the extra base current by Q1D is added to form the emitter current of Q1. As a result, IC1 = Z can be achieved. The drawback is the additional VEB drop which increases the minimum VDD. It is noted that the temperature dependence of the reference voltage can be cancelled by an appropriate R2IR1 ratio and N. A resistor ratio of R31R2, which is less than one, is used to scale down the bandgap voltage reference to be less than 1.205V. Therefore, the magnitude of VmF can be adjusted for different applications. In [9], VmF is set to 515mV, which is a good value to achieve VDs, = VDs2 = VDsj for good current matching at different temperatures. Moreover, the error amplifier shown in 
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The above implies a low I VmpI is needed. Therefore, a circuit technique based on potential divider can be used, as shown in Fig. 11 . Instead of enforcing the voltages at E and F directly, the voltages at X and Y are enforced to be equal. As the resistances at the two current branches are set to be equal, the voltages at E and F are equal. It is noted that the voltages at X and Y are given by In addition, the bulk-source junctions of M1-M3 are forward-biased such that lVmpl is reduced. The forward bias voltage is set to about 0.3V at the highest operational temperature so that the p-n junction of the p-substrate and N-well will not be turned on. With this scheme, the error amplifier can operate in its high-gain output region to enforce voltages at nodes X and F more closely.
C. A Bandgap Voltage Reference Using Transimpedance Amplifier Proposed by Jiang et al. [ 1 11
The minimum supply voltage of the previous bandgap reference structures is limited by the input stage of the voltage-mode error amplifier. A novel structure using transimpedance amplifier in Fig. 12 has been reported [l 11 .
The transimpedance amplifier has a very low input resistance and has a large impedance gain. The internal nodes of the two inputs are set to YE, which is lower than one V,B.
As a result, the current Z2 is given by Z, = ( VEB~ -VB)/R,. In addition, the PTAT loop generates a current given by Zl = V+n(N)/R,. Therefore, the drain currents of M1, M 2 and M3 are the sum of Zl and Z2. With a current source depending on VB, VmF is given by
which is a scalable bandgap reference voltage.
In this design, the matching of devices is very important so that the required node voltages can be set to VB accurately to reduce the error appearing at Vm. As there is no critical constraint on VB, it can be any value. Although the reported minimum supply voltage is 1.2V, this approach has a great potential to further reduce the minimum supply voltage.
III. Advanced Structures of Low-Tempco Bandgap
Voltage References In additional to low-voltage bandgap-reference structures, low-tempco structures are also important, especially for high-resolution ADCs and DACs. This is due to the fact that the errors suffering from temperature variations will significantly increase the bit-error rate.
Many novel and creative methods for low-tempco voltage reference have been proposed, including the second-order curvature compensation by Song et al. [12] and exponential-curvature compensation by Lee et al. [ 
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Moreover, low-tempco bandgap reference based on linearized VBE was proposed by Meijer et al. [I41 and was used by Malcovati et al. [15] in their low-voltage BiCMOS bandgap design. given, instead, to M4 and VmF. VmF can be set to about one VEB in order to match the VDs of M4 with MI-M3. [ 181 Another method is to implement a bandgap circuit that has a temperature-dependent resistor ratio. This idea can be implemented by the circuit shown in Fig. 13 . Both RI and R2 are made of the same material, while R3 is made of high-resistive polysilicon, which has a negative tempco. Therefore, VmF is given by
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B. A Curvature-Corrected Bandgap
T-dependent resistor ratio t
Since the non-linear temperature-dependent voltage in VEB (IlnT) can be expressed into a s u m of high-order T terms, high-order temperature-dependence cancellation can be achieved depending on the relative temperaturecoefficients of RI and R3. In [18] , a fourth-order curvature correction has been reported. It is noted here that & is made of the same material of RI and Rz, and is set to Rt + R3 at room temperature to achieve good matching of VDSI and VDS~. 
When the easy-control resistor ratio RzlR4 = 77 -1, the nonlinear voltage in VEB2 is cancelled. A theoretical zerotempo VmF can be obtained. However, it cannot always be achieved due to the non-ideal PTAT and temperatureindependent currents tiom the temperature dependence of resistors. In addition, errors due to mismatch of current mirrors is another problem. However, it is not due to M3 as V& = VDsz = Vm3 = VDD -VEB. Attention should be
Trimming of this circuit can be done by adjusting R3IR1 such that the nonlinear error voltage is minimum. Then, the second step involves the minimization of the linear temperature dependence by fmding an optimum R~IRI. In the trimming procedure, two temperature measurements (minimum and maximum) are sufficient for linear trimming, while four temperature measurements evenly distributed in the considered temperature range are sufficient for nonlinear trimming. In [18] , the tempco is proven to be improved by 5 times when comparing the first-order compensated bandgap voltage reference.
IV. A CMOS Bandgap Design without Resistor
In the previous sections, The circuit makes use of voltage-to-current transducer to eliminate the need of the resistors. From Fig. 14, when I , is a PTAT current, there is a AVEB formed by the differently biased Q1 and 4 2 . Therefore, device matching are both critical to achieve a good result. Any variations on the threshold voltage and mobility will lead to additional temperature errors on the reference voltage. Fig. 16 . v, = v E B 2 + f i A VEB (14) In this design, the PTAT current to bias Q1 and 4 2 is generated fiom the bandgap core itself. Therefore, a startup circuit is necessary. Moreover, the current and 
V. Alternative Solution -A CMOS Voltage Reference
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The reference voltage is given by When RI and R2 are large, the current in these two resistors is negligible. The temperature dependence of the reference voltage can be obtained by taking differentiation to the function of I ' mF with respect to T. It is found that the circuit can be optimized by a resistor ratio of R1IR2 and a transistor-size ratio of the M O S T to PMOST. The reported tempco can be as low as 24ppmPC, which is close to the performance of a bandgap voltage reference.
Moreover, the supply dependence is low. Since, as shown in equation (15), both VcSN and lVcspl increase/decrease simultaneously when IB increases/decreases due to the change of the supply voltage, the effect is partially cancelled to achieve supply-less-sensitive performance.
One issue of concern on this design is that VMF depends on process parameters. As a result, the magnitude of V& may vary. However, it is not a problem in some applications such as power-management ICs since the magnitude trimming can be easily done in the resistive feedback network of the on-chip power converters.
Conclusion
The design trend and current design methodologies of bandgap voltage reference have been discussed. . .
